


IDS 11/30/04



Sheet 1 of 1		FORM PTO 1449 (modified)		ATTY DOCKET NO. HYAE:120		SERIAL NO. 09/888,048	
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE LIST OF REFERENCES CITED BY APPLICANT(S) (Use several sheets if necessary)				APPLICANT Mana HAMADA et al.		FILING DATE July 18, 2001	
				GROUP 2183			
U.S. PATENT DOCUMENTS							
*EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE	
W	4,128,880	12/1978	Cray, Jr.	384	200	08/1978	
FOREIGN PATENT DOCUMENTS							
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION NO YES	
OTHER DOCUMENT(S) (Including Author, Title, Date, Pertinent Pages, Etc.)							
W	T. Araki et al., "The Architecture of a Vector Digital Signal Processor for Video Coding," Digital Signal Processing 2, Estimation, VLSI. San Francisco, March 23, 1992, vol. 5 Conf. 17, pp. 681-684.						
W	J. Hennessy et al., "Computer Architecture - A Quantative Approach," Morgan Kaufmann, XP002297089, 1990, pp. 251-252.						
W	M. Toyokura et al., "A Video Digital Signal Processor with a Vector-Pipeline Architecture," IEEE International Solid-State Circuits Conference, New York, February 1992, XP000315769, ISSN: 0193-6530, Vol. 35, pp. 72-72, 248						
W	K. Aono et al., "A Video Digital Signal Processor with a Vector-Pipeline Architecture," IEEE Journal of Solid-State Circuits, New York, December 1, 1992, XP000329041, ISSN: 0018-9200, Vol. 27, No. 12, pp. 1888-1894.						
EXAMINER				DATE CONSIDERED			

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.